Warning: Attempt to read property "ID" on null in /home/oursymp/public_html/wp-content/plugins/subscribe-to-comments/subscribe-to-comments.php on line 195

Warning: Cannot modify header information - headers already sent by (output started at /home/oursymp/public_html/wp-content/plugins/subscribe-to-comments/subscribe-to-comments.php:195) in /home/oursymp/public_html/wp-content/plugins/modern-events-calendar-lite/app/libraries/main.php on line 3447

Warning: Cannot modify header information - headers already sent by (output started at /home/oursymp/public_html/wp-content/plugins/subscribe-to-comments/subscribe-to-comments.php:195) in /home/oursymp/public_html/wp-content/plugins/modern-events-calendar-lite/app/libraries/main.php on line 3448
BEGIN:VCALENDAR VERSION:2.0 METHOD:PUBLISH CALSCALE:GREGORIAN PRODID:-//WordPress - MECv6.5.5//EN X-ORIGINAL-URL:https://oursymposium.sites.unlv.edu/ X-WR-CALNAME:Office of Undergraduate Research (OUR) Fall 2021 Virtual Undergraduate Research Symposium X-WR-CALDESC: REFRESH-INTERVAL;VALUE=DURATION:PT1H X-PUBLISHED-TTL:PT1H X-MS-OLK-FORCEINSPECTOROPEN:TRUE BEGIN:VEVENT CLASS:PUBLIC DTSTART;TZID=UTC:20211115T000000 DTEND;TZID=UTC:20211120T000000 DTSTAMP:20211111T000000 UID:MEC-cc3d69ed781b16bce06687822ae56e6d@oursymposium.sites.unlv.edu CREATED:20211111 LAST-MODIFIED:20211111 PRIORITY:5 TRANSP:OPAQUE SUMMARY:HNSE-P1-8. Deep Learning on a Xilinx Kria KV260 Vision AI Field-Programmable Gate Array Platform DESCRIPTION:\n\n\nRobert Lonasco1\nDatino Dixon1\nSarah Harris, Ph.D.1\nFaculty Mentor: Venkatesan Muthukumar, Ph.D.1\n1Howard R. Hughes College of Engineering, Department of Electrical and Computer Engineering\nABSTRACT\nDeep Learning (DL) has revolutionized research and development over the past ten years. Several challenges are that DL requires large power consumption and can be slow. Field Programmable Gate Arrays (FPGAs) are great candidates for implementing DL algorithms and solutions because they are configurable and offer low latency and low power consumption. In addition, the FPGA platform has on-chip memory and computation accelerators, for example adders, which decrease memory bottlenecks and helps to prevent memory and bandwidth issues. Furthermore, due to the versatile architecture of the FPGA, users can design application-specific hardware, instead of using general-purpose hardware found in a processor. The Xilinx Kria KV260 Vision AI (KV260) FPGA board was used for this project as it contains numerous accelerated applications for performing DL with a live camera feed. Three major DL solutions were used: Facial Recognition (FR), Figure Detection (FD), and Object Identification (OI). Overall, FR and FD performed well, but OI currently demonstrated low accuracy. Each DL solution had ten test cases with FR, FD, and OI having 90%, 82%, and 57% respectively. These results show that the KV260 can successfully implement a variety of DL solutions, especially as an edge device. A future implementation is to improve upon the current DL training models to provide better accuracy.\n URL:https://oursymposium.sites.unlv.edu/program/deep-learning-on-a-xilinx-kria-kv260-vision-ai-field-programmable-gate-array-platform/ ORGANIZER;CN=The Office of Undergraduate Research:MAILTO:our@unlv.edu CATEGORIES:Health & Natural Sciences & Engineering END:VEVENT END:VCALENDAR